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Abstract 
The DEPFET Collaboration develops highly granular, ultra-thin pixel detectors for outstanding vertex 
reconstruction at future e+e- collider experiments. A DEPFET sensor provides, simultaneously, position sensitive 
detector capabilities and in-pixel amplification by the integration of a field effect transistor on a fully depleted 
silicon bulk. The characterization of the latest DEPFET prototypes has proven that a comfortable signal to noise 
ratio and excellent single point resolution can be achieved for a sensor thickness of 50 μm. A complete detector 
concept is being developed for the Belle II experiment at the new Japanese super flavor factory. The close to Belle 
related final auxiliary ASICs have been produced and found to operate a DEPFET pixel detector of the latest 
generation with the Belle II required read-out speed. DEPFET is not only the technology of choice for the Belle II 
vertex detector, but also a solid candidate for the International Linear Collider (ILC). Therefore, in this paper, the 
status of DEPFET R&D project is reviewed in the light of the requirements of the vertex detector at a future e+e- 
collider. 
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1. The Belle II experiment and the ILC Detector 
concept. 
 The Belle II detector, an upgrade of the Belle 
detector, is being constructed at KEK (Japan) as part 
of the KEKB collider upgrade (SuperKEKB). This 
machine is an asymmetric (4 GeV, 7GeV) e-e+ 
collider, working at Ψ(4S) resonance energy, 
corresponding to 10.58 GeV as center-of-mass energy. 
The expected instantaneous luminosity will be 40 
times larger (8x1035 cm2s-1) than its predecessor. To 
reach this increment, the new accelerator will collide 
smaller beam sizes, reducing the horizontal and 
vertical diameter of the beam to the range of 
nanometers (Nano Beam). Also, the beam current will 
increase by a factor of two. [1]. 
 
 This new scenario must cope with higher event 
rates and background, and accordingly larger radiation 
damage, occupancy and fake hit production. 
Furthermore, to deal with the increase of the beam 
background, the boost in SuperKEKB will be smaller, 
reducing the average separation between the B and  
decay vertices by a factor of two, down to 100 μm. To 
cope with these new requirements, improved vertexing 
and tracking capabilities are needed for the Belle II 
detector. 
 
 The vertex detector will consist on four layers of 
double-sided silicon strip (SVD) and two layers of 
highly granular DEPFET pixel detector (PXD), located 
at a radius of 14 mm and 22 mm from interaction point 
(IP) [1]. As consequence of the low momentum of the 
particles in the final state, the hit position 
reconstruction is limited due to the multiple Coulomb 
scattering and it requires an ultra-thin (75 μm) 
technology to keep the material budget below ~0.2% 
X0 per layer [8]. The spatial resolution needed is 15 
μm. To achieve this resolution, the PXD will have 
pixel sizes of 50x50 μm2 (Layer 1) and 50x75 μm2 
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(Layer 2). The detector acceptance must cover the 
range of 17º-155º in azimuth angle. The read out will 
be performed in continuous mode with a frame time of 
20 μs, keeping the occupancy below 3%[10]. 
 
The DEPFET technology is the baseline for the Belle 
II PXD detector, but it is also a solid candidate for the 
International Lineal Collider (ILC). The requirements 
for both detector concepts (Table I) are similar, 
although some of them are more challenging in the 
ILC. For example the material budget required is 
~0.12% X0 per layer. This can be achieved by reducing 
the sensor thickness. The resolution needed is over 5 
μm and this will be reach by using pixel size of 20x20 
μm2. All these similitudes make the DEPFET 
prototypes for Belle II PXD detector an ideal prototype 
for the ILC detector concept [4]. 
 
 
  Table 1: Requirements for Belle II and ILC [1][2] 
 
 
2. The DEPFET detector 
2.1. The DEPFET Sensor 
A DEPFET pixel consists on a field effect transistor 
(FET) placed on the top of a high resistivity n-type 
sideward fully depleted silicon bulk. A deep n-doping 
implantation, the “internal gate”, located under the 
transistor channel (around 1 μm below) creates a 
minimum of potential for the electrons (Figure 1) [3]. 
The electrons generated by impinging particles will 
drift towards the surface of the device and will 
accumulate there. The internal gate is capacitive 
coupled to the transistor channel, it means that the 
charge located there, modulate the drain current 
through the pMOS transistor, which is used as a 
readout signal. The readout process is non destructive. 
The charge located in the internal gate remains 
unaltered. In order to reset the detector and avoid the 
saturation of the internal gate, an additional n+ contact 
is placed in the periphery of each pixel (clear contact). 
By applying sufficiently high voltage, the clear contact 
becomes the most attractive potential for the stored 
electrons, forcing them to drift from the internal gate 
to the clear contact. The potential barrier between the 
clear contact and the internal gate is modulated with an 
additional polysilicon structure, called cleargate [3]. 
 
 
 
 
 
Figure 1: Sketch of a DEPFET pixel and the internal gate 
location.
 
 
 
The internal amplification is defined by gq, which is 
the internal gain in terms of current per collected 
electron. The expected amplification for the final 
sensors is in order of 400pA/e- [4]. The small 
capacitance results in a low intrinsic noise, and the 
expected signal-to-noise ratio is up to 40 [5] [4]. 
 
2.2. The DEPFET Pixel Matrix
To operate the DEPFET pixel matrix, a steering 
chip, called SwitcherB drives the pMOS gate and clear 
voltages [7]. The chip called DCDB [12] are 
responsible to digitise the pMOS drain current and 
send the data to the DHP, which performs the first step 
of data reduction (pedestal subtraction, common mode 
correction and zero suppression). It is also used to 
handle the timming and control signals [10][9]. 
 
The matrix is operated in rolling shutter mode, i.e. 
one row is activated and read at a time and then 
cleared. The process is repeated in the next row in a 
continuous operation. To achieve the required readout 
speed for Belle II (20 μs/frame), 4 rows are connected 
at the same clear and gate channel [7]. Only the 
activated rows consume power, while the others are 
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 still sensitive to charge, this is the key to keep the 
power consumption very low.  
 
 
Figure 2: Sketch of a half ladder DEPFET module prototype; the 
SwitcherB at the right side, the DCDB and the DHP at the bottom 
side [11]. 
 
   
 Figure 2 shows a sketch of a half ladder DEPFET 
module for Belle II. To cope the operation of the full 
matrix, 6 SwitcherB are located along the module 
balcony [7]. The readout process is handled by 4 
DCDB and DHP pairs [10][12]. 
 
 To keep most of the material (DCDB and DHP) out 
of the acceptance region, long drain readout lines are 
used. These lines interconnect different pixels in the 
same columns to the same DCDB channel. 
 
 The main characteristics of the Belle II DEPFET 
matrix prototype are shown in Table 2. 
 
 
       Table 2: PXD ladders parameters 
2.3. Thinning Process 
Conventional thinning techniques, like chemical-
mechanical polishing or backside grinding cannot be 
used to thin down the DEPFET sensor since backside 
is electrically active. To thin the sensor up to 75 μm in 
the sensitive area, a special technology has been 
developed [6]. Two wafers are required, the sensor and 
the handling wafers. First the backside of the sensor 
wafer is processed, which is afterwards bonded onto a 
handling wafer. In the second step the sensor wafer is 
thinned from top, using convectional methods, up to 
the desired thickness. Then, all the processing steps on 
the front side are carried out (implanting, polysilicon 
deposition, lithography, etc.). Finally, anisotropic 
etching is used in order to open a window below of the 
active area of the DEPFET. The handling wafer 
remains as a frame (525 μm) to provide mechanical 
support to the active area and the balcony to the 
steering chips (Figure 3) [6]. 
 
 
 
  Figure 3: Structure frame around a 50 μm sensitive region. 
3. DEPFET Test 
The DEPFET technology has been intensively 
tested in laboratory and in several campaigns of beam 
test.  
3.1. DEPFET Test in Laboratory 
The main goal of testing the sensors in a laboratory 
is to optimize the operational points: find the optimal 
voltages for a proper operation; make scans with laser, 
check the charge collection homogeneity and other in-
pixel studies. Also important is the energy calibration 
with radioactive sources. As example, figure 4 shows a 
calibration using different radioactive sources to 
calculate the internal gain of the sensor (gq). 
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Figure 4: Energy calibration with radioactive sources of 
one DEPFET prototype. 
3.2. DEPFET Test under Beam 
 DEPFET technology has been extensively tested in 
several campaigns of beam test during last years. The 
usual locations were CERN with pions of 120 GeV 
and DESY with electrons between 1-6 GeV. The main 
goal of these campaigns is to check all the sensor 
aspects: charge collection, operation points, efficiency, 
angular scans, gate length, clear structure, etc. Also, all 
the system related issues, like power supply [13] and 
DAQ system prototypes. The following results come 
from a PXD6 Belle II design prototype with a pixel 
size of 50x75 μm2 and 50 μm thick. The sensor matrix 
has 32x64 pixels and was operated with one Switcher 
and one DCD. For this prototype the efficiency of 
detection was over 99.5%, as is shown in figure 5, 
where the efficiency is plotted versus the impinging 
particle position along the detector column. 
 
 
        
    Figure 5: Efficiency vs impinging position column. 
 
Figure 6 shows the charge collection distribution. The 
charge collected by the clusters featured a most 
probable value over 23 ADU, and considering the 
intrinsic noise, which is 0.6 ADU, the signal-to-noise 
ratio is around 40. 
 
 
  
         Figure 6: Charge collection distribution 
 
The resolution has been studied extensively. Figure 
7 shows the sensor resolution as a function of zero 
suppression cut (ZS cut). The best resolution obtained 
is 8.5 μm. In the ILC scenario, DEPFET matrix has a 
smaller pixel size (20x20 μm2). The resolution can be 
extrapolated using a DEPFET digitizer. The expected 
value is around 3.5 μm [4]. Figure 8 shows the ILC 
expected resolution as a function of the sensor tilt. 
 
 
 
Figure 7: Resolution limit as a function of Zero 
Suppression Cut. 
 
 
       Figure 8: Extrapolated resolution for the ILC. 
	

















M. Boronat / Nuclear and Particle Physics Proceedings 273–275 (2016) 982–987 985
 4. Cooling 
4.1. Belle II Cooling 
The total power consumption of one DEPFET 
module for Belle II is around 9W (0.5W the Switchers, 
6W the DCDs, 2W the DHPs and 0.5W distributed 
homogeneously in the active area) adding 360W for 
the whole PXD detector. Finite element simulation 
(FEA) and laboratory measurement have proven that, 
2-phase CO2 at -30ºC circulating through the stainless 
steel block, where the ladders are mounted (cooling 
blocks), is enough to remove the heat produced by the 
readout electronics. The centre of the ladders has to 
rely on forced convection with nitrogen [8]. 
 
 
 Figure 9: Sketch of half cooling block. The inner pipe 
circuit (blue) and the nitrogen pipe (yellow). 
4.2. Cooling Concept for the ILC. – Power Pulsing 
 The ILC duty cycle allows to power off the 
electronics while no collisions are expected. This 
would reduce the power consumption at zero cost in 
terms of material budget. The idea is taking advantage 
of the time in which the detection system is not used 
and just enables it when actually is needed. 
 
 
 
Figure 10: Temperature profile of one ladder for different 
duty cycles. 
 
Different measurements have been performed to 
prove this concept. The temperature profiles were 
generated using electrical and mechanical samples 
with build in heaters to simulate the power 
consumption of the ASIC. Pulsing the power on the 
heaters, different duty cycles have been generated. The 
temperature was measured in the sensor surface with a 
thermal camera. Figure 10 shows the profile of 
temperatures for different duty cycles. In case 
100/200, the temperature rise around 27 degrees, but 
considering the real duty cycle of 1/200 the 
temperature rise slightly (Figure 11). 
 
 
 Figure 11: Temperature profile for the ILC duty cycle. 
 
4.3. Cooling Concept for the ILC. – Micro channel 
cooling 
 The micro channel cooling system consists of 
digging small cooling channels in the handle wafer 
where the coolant will flow (figure 12 shows a picture 
of these small channels). The integration of these small 
coolant channels in the silicon, allows extracting the 
heat produced without adding new material. The micro 
channels are placed under the ASIC, removing the heat 
locally.  
 
 
   Figure 12: Micro channels in the handle wafer. 
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The Semiconductor Laboratory of the Max Planck 
Society (MPG-HLL) produced electrical and 
mechanical samples with micro channels technology. 
The following measurements were performed to prove 
the efficiency of this technology. Figure 13 shows the 
profile of temperature underneath the ASICS. The 
temperature was measured using a thermal camera. 
The process started warming up the system. When the 
temperature became stable, the low mass coolant (at 
room temperature) was flowed at low pressure below 
the ASICS across the micro channels. When the 
cooling system is activated, the temperature drops 
dramatically, proving the high efficiency of this 
method. 
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Figure 13: Temperature profile during cooling process, 
using micro channels. 
 
5. Conclusions 
The DEPFET collaboration is developing ultra 
thin pixel sensors with integrated amplification. The 
measurements in the laboratory and tests under beam 
have proved the good performance of these detectors 
in terms of SNR, material budget, spatial resolution, 
and readout speed. The PXD construction for Belle 
II, has fostered the development of DEPFET 
detectors and all its related aspects, like cooling, 
mechanics, DAQ, etc. Much of this can be profited 
for the ILC-VXD project. 
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